Vectorization of Verilog Designs and its Effects on Verification and Synthesis

11 points | by matt_d 3 days ago